	Notice of References Cited	Application/Control No. 10/617,210	Applicant(s)/Patent Under Reexamination GERLACH, CHRISTIAN GEORG	
		Examiner James S. Wozniak	Art Unit 2626	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,199,040	03-2001	Fette et al.	704/222
*	B	US-6,556,966	04-2003	Gao, Yang	704/220
*	C	US-6,789,059	09-2004	Kandhadai et al.	704/216
*	D	US-4,868,867	09-1989	Davidson et al.	704/223
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	T	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Kwan et al, "Implementation of DSP-RAM: An Architecture for Parallel Digital Signal Processing in Memory", Canadian Conference on Electrical and Computer Engineering, 2001, Vol. 1, 13-16 May 2001, pp. 341-345.
	V	Ngwa-Ndifor et al, "A fast search algorithm for speech vector quantisation," Telecommunications, Consumer and Industrial Applications of Speech Technology, IEE Colloquium on, 14 May 1992, pp. 2/1-2/5.
	W	Cuhadar et al, "A scalable parallel approach to vector quantization," Real-Time Imaging, vol. 2, no. 4, Oct. 1996, pp. 241-247.
	X	Wang et al, "DSP-RAM: A logic-enhanced memory architecture for communication signal processing," Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on, 1999, pp.475-478.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.